

10901 80th Place NE  
Kirkland, WA 98034

## S P E C I F I C A T I O N

TO ALL WHOM IT MAY CONCERN:

Be it known that I, Bryan M. Willman, a citizen of the United States, residing at 10901 80th Place NE, Kirkland, Washington 98034, have invented a certain new and useful **CODE AND THREAD DIFFERENTIAL ADDRESSING VIA MULTIPLEX PAGE MAPS** of which the following is a specification.

CODE AND THREAD DIFFERENTIAL ADDRESSING  
VIA MULTIPLEX PAGE MAPS

COPYRIGHT DISCLAIMER

5 A portion of the disclosure of this patent document  
contains material that is subject to copyright protection. The  
copyright owner has no objection to the facsimile reproduction  
by anyone of the patent document or the patent disclosure as it  
appears in the Patent and Trademark Office patent file or  
10 records, but otherwise reserves all copyright rights whatsoever.

FIELD OF THE INVENTION

The invention relates generally to computer systems, and  
more particularly to computer processes and memory.

BACKGROUND OF THE INVENTION

15 The concept of virtual memory allows a computer system to  
have more addressable memory (e.g., four gigabytes) than is  
physically present in the computer system (e.g., 256  
20 megabytes). To this end, each process has a memory map  
associated with it that maps virtual addresses allocated to  
that process to actual physical memory addresses. So that the  
physical memory can be shared without losing its contents, a  
memory manager trims (pages) the physical memory contents of

one process to disk when the physical memory is needed by another process.

A contemporary microprocessor such as of the x86 family of microprocessors has user mode memory and kernel mode memory, and do not allow user mode processes to access kernel mode memory. Because the operating system allocates memory to user mode processes, the operating system works with the CPU to prevent memory conflicts and ensure security by prohibiting each user process from accessing the address space of other user processes. Further, different kinds of access to memory ranges, e.g., read and write access or read-only access, may be granted when memory is allocated to a process.

However, the operating system and other privileged kernel mode programs may access any memory addresses, including the memory of user mode processes. Among other things, this means that kernel mode code such as drivers can easily copy proprietary or confidential data (e.g., copyrighted content such as music or a movie) from any other process. Because contemporary operating systems are based on having freely installable drivers, of which a large existing base is available, it is not considered practical to prevent such access without entirely revising the existing model, such as by verifying the kernel mode components and not allowing other kernel mode components to be added. However, providing a

verified operating system that does not allow for the  
installation of privileged drivers is highly impractical. As  
a result, a fundamental change to microprocessors that denies  
unrestricted memory access to all but certain trusted and  
5 verified code (e.g., a verified operating system) is  
considered necessary to provide content security. However,  
even at significant expense, such a microprocessor will not be  
available for a number of years.

#### SUMMARY OF THE INVENTION

10 Briefly, the present invention provides memory security  
(sometimes referred to as "curtained memory") and overcomes  
other memory-related problems by restricting existing code  
such as drivers, without changing that code and without  
15 changing existing microprocessors. This is accomplished by  
enabling processes to have multiple memory maps, with any  
given thread (unit of execution) of a process being associated  
with one of the maps at any given time. This provides memory  
isolation without requiring a process switch. In addition to  
20 providing isolation among the various divisions of code (e.g.,  
procedures or drivers) executed by threads within the same  
process, which eliminates some memory access bugs, multiple  
maps for a single process may be used to provide curtained  
memory. To this end, memory isolation may be combined with

controlled, closed memory map switching by trusted code to selectively limit the memory addresses that the threads of a process can access. For example, the threads of the process may ordinarily run at one privilege level, while map switching  
5 is only allowed at a higher privilege level. Since threads run through code, the map may be changed on entering or leaving certain verified and trusted code, thus controlling what memory addresses a thread can access based on what code is being executed at a given time. In this manner, only a  
10 small amount of trusted code decides what virtual memory a given thread can access and when, thus providing curtailed memory without changing the microprocessor design.

The present invention may be implemented with any microprocessor that has protection and a protection-context-  
15 change mechanism. For example, in an x86 processor, the protection mechanism may comprise a call gate, with map switching not allowed except at a ring 0 privilege level. To change a map for a given code module, which operates at a ring  
20 1 or higher privilege level, a hardware call gate switches to ring 0, where it executes code that switches the map such as to access protected memory, and then calls a predefined service entry point (e.g., a system API) on behalf of the code module. On return from the called service, the privilege level is restored to ring 1 and the code module is returned to



switching among multiple maps eliminates the need to change a process in order to access different memory. For example, by changing the map, the same user process can access different sections of memory beyond the two gigabytes (or possibly three gigabytes) normally available to a user mode process. In such an application, multiple mapping facilitates expanded user mode memory addressing in the same process, enabling improvements to programs such as Microsoft® SQL server that desire additional addressable memory but do not necessarily want multiple processes. To this end, a process has multiple maps, each of which may map to some memory in common with other maps and also map to some memory that is unique to the map in a range above four gigabytes. To address the expanded memory, the process code chooses the appropriate map that points to the desired range or ranges, but otherwise may operate the same as any other process.

Further, less trusted code can be executed in a trusted process having a first map. When a thread runs the untrusted code, the process has that thread use a second map that restricts the memory locations and/or type of memory access available to those threads. This isolates untrusted code within a process by not allowing it to access any process memory that the trusted process does not want it to access,

and/or only with the access rights granted by the process.

Other similar benefits may be obtained via multiple maps.

Other advantages will become apparent from the following detailed description when taken in conjunction with the

5 drawings, in which:

### BRIEF DESCRIPTION OF THE DRAWINGS

FIGURE 1 is a block diagram representing a computer system into which the present invention may be incorporated;

10 FIG. 2 is a block diagram generally representing a general architecture for mapping multiple maps in a single process in accordance with an aspect of the present invention;

15 FIG. 3 is a block diagram generally representing components for mapping virtual memory to physical memory in accordance with an aspect of the present invention;

FIG. 4 is a block diagram generally representing processes having multiple maps and threads associated with those maps in accordance with an aspect of the present invention;

20 FIG. 5 is a flow diagram generally representing exemplary steps taken to switch maps, threads and/or processes in accordance with an aspect of the present invention;



FIG. 6 is a representation of privilege levels and components therein for providing curtailed memory in accordance with an aspect of the present invention;

FIG. 7 is a representation of how privilege levels and maps are securely changed under the control of trusted code in accordance with an aspect of the present invention;

FIG. 8 is a flow diagram generally representing exemplary steps taken to securely allocate memory to a process in accordance with an aspect of the present invention;

FIG. 9 is a representation of how multiple maps may be used in a single process to obtain access to expanded memory in accordance with an aspect of the present invention; and

FIG. 10 is a representation of how multiple maps may be used in a single process to isolate memory access of code executed in-process in accordance with an aspect of the present invention.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

### EXEMPLARY OPERATING ENVIRONMENT

FIGURE 1 illustrates an example of a suitable computing system environment 100 on which the invention may be implemented. The computing system environment 100 is only one example of a suitable computing environment and is not intended to suggest any limitation as to the scope of use or

functionality of the invention. Neither should the computing environment 100 be interpreted as having any dependency or requirement relating to any one or combination of components illustrated in the exemplary operating environment 100.

5           The invention is operational with numerous other general purpose or special purpose computing system environments or configurations. Examples of well known computing systems, environments, and/or configurations that may be suitable for use with the invention include, but are not limited to,  
10 personal computers, server computers, hand-held or laptop devices, multiprocessor systems, microprocessor-based systems, set top boxes, programmable consumer electronics, network PCs, minicomputers, mainframe computers, distributed computing environments that include any of the above systems or devices,  
15 and the like.

          The invention may be described in the general context of computer-executable instructions, such as program modules, being executed by a computer. Generally, program modules include routines, programs, objects, components, data  
20 structures, and so forth, that perform particular tasks or implement particular abstract data types. The invention may also be practiced in distributed computing environments where tasks are performed by remote processing devices that are linked through a communications network. In a distributed

computing environment, program modules may be located in both local and remote computer storage media including memory storage devices.

With reference to Figure 1, an exemplary system for  
5 implementing the invention includes a general purpose  
computing device in the form of a computer 110. Components of  
the computer 110 may include, but are not limited to, a  
processing unit 120, a system memory 130, and a system bus 121  
that couples various system components including the system  
10 memory to the processing unit 120. The system bus 121 may be  
any of several types of bus structures including a memory bus  
or memory controller, a peripheral bus, and a local bus using  
any of a variety of bus architectures. By way of example, and  
not limitation, such architectures include Industry Standard  
15 Architecture (ISA) bus, Micro Channel Architecture (MCA) bus,  
Enhanced ISA (EISA) bus, Video Electronics Standards  
Association (VESA) local bus, and Peripheral Component  
Interconnect (PCI) bus also known as Mezzanine bus.

Computer 110 typically includes a variety of computer-  
20 readable media. Computer-readable media can be any available  
media that can be accessed by the computer 110 and includes  
both volatile and nonvolatile media, and removable and non-  
removable media. By way of example, and not limitation,  
computer-readable media may comprise computer storage media

and communication media. Computer storage media includes both volatile and nonvolatile, removable and non-removable media implemented in any method or technology for storage of information such as computer-readable instructions, data

5 structures, program modules or other data. Computer storage media includes, but is not limited to, RAM, ROM, EEPROM, flash memory or other memory technology, CD-ROM, digital versatile disks (DVD) or other optical disk storage, magnetic cassettes, magnetic tape, magnetic disk storage or other magnetic storage  
10 devices, or any other medium which can be used to store the desired information and which can accessed by the computer

110. Communication media typically embodies computer-readable instructions, data structures, program modules or other data in a modulated data signal such as a carrier wave or other  
15 transport mechanism and includes any information delivery media. The term "modulated data signal" means a signal that has one or more of its characteristics set or changed in such a manner as to encode information in the signal. By way of example, and not limitation, communication media includes

20 wired media such as a wired network or direct-wired connection, and wireless media such as acoustic, RF, infrared and other wireless media. Combinations of the any of the above should also be included within the scope of computer-readable media.

10015668-07601  
The system memory 130 includes computer storage media in the form of volatile and/or nonvolatile memory such as read only memory (ROM) 131 and random access memory (RAM) 132. A basic input/output system 133 (BIOS), containing the basic  
5 routines that help to transfer information between elements within computer 110, such as during start-up, is typically stored in ROM 131. RAM 132 typically contains data and/or program modules that are immediately accessible to and/or presently being operated on by processing unit 120. By way of  
10 example, and not limitation, Figure 1 illustrates operating system 134, application programs 135, other program modules 136 and program data 137.

15 The computer 110 may also include other removable/non-removable, volatile/nonvolatile computer storage media. By way of example only, Figure 1 illustrates a hard disk drive 140 that reads from or writes to non-removable, nonvolatile magnetic media, a magnetic disk drive 151 that reads from or writes to a removable, nonvolatile magnetic disk 152, and an  
20 optical disk drive 155 that reads from or writes to a removable, nonvolatile optical disk 156 such as a CD ROM or other optical media. Other removable/non-removable, volatile/nonvolatile computer storage media that can be used in the exemplary operating environment include, but are not limited to, magnetic tape cassettes, flash memory cards,

digital versatile disks, digital video tape, solid state RAM,  
solid state ROM, and the like. The hard disk drive 141 is  
typically connected to the system bus 121 through a non-  
removable memory interface such as interface 140, and magnetic  
5 disk drive 151 and optical disk drive 155 are typically  
connected to the system bus 121 by a removable memory  
interface, such as interface 150.

The drives and their associated computer storage media,  
discussed above and illustrated in Figure 1, provide storage  
10 of computer-readable instructions, data structures, program  
modules and other data for the computer 110. In Figure 1, for  
example, hard disk drive 141 is illustrated as storing  
operating system 144, application programs 145, other program  
modules 146 and program data 147. Note that these components  
15 can either be the same as or different from operating system  
134, application programs 135, other program modules 136, and  
program data 137. Operating system 144, application programs  
145, other program modules 146, and program data 147 are given  
different numbers herein to illustrate that, at a minimum,  
20 they are different copies. A user may enter commands and  
information into the computer 20 through input devices such as  
a keyboard 162 and pointing device 161, commonly referred to  
as a mouse, trackball or touch pad. Other input devices (not  
shown) may include a microphone, joystick, game pad, satellite

05915638-072601  
T092709  
dish, scanner, or the like. These and other input devices are often connected to the processing unit 120 through a user input interface 160 that is coupled to the system bus, but may be connected by other interface and bus structures, such as a parallel port, game port or a universal serial bus (USB). A monitor 191 or other type of display device is also connected to the system bus 121 via an interface, such as a video interface 190. In addition to the monitor, computers may also include other peripheral output devices such as speakers 197 and printer 196, which may be connected through a output peripheral interface 190.

The computer 110 may operate in a networked environment using logical connections to one or more remote computers, such as a remote computer 180. The remote computer 180 may be a personal computer, a server, a router, a network PC, a peer device or other common network node, and typically includes many or all of the elements described above relative to the computer 110, although only a memory storage device 181 has been illustrated in Figure 1. The logical connections depicted in Figure 1 include a local area network (LAN) 171 and a wide area network (WAN) 173, but may also include other networks. Such networking environments are commonplace in offices, enterprise-wide computer networks, intranets and the Internet.

When used in a LAN networking environment, the computer 110 is connected to the LAN 171 through a network interface or adapter 170. When used in a WAN networking environment, the computer 110 typically includes a modem 172 or other means for establishing communications over the WAN 173, such as the Internet. The modem 172, which may be internal or external, may be connected to the system bus 121 via the user input interface 160 or other appropriate mechanism. In a networked environment, program modules depicted relative to the computer 110, or portions thereof, may be stored in the remote memory storage device. By way of example, and not limitation, Figure 1 illustrates remote application programs 185 as residing on memory device 181. It will be appreciated that the network connections shown are exemplary and other means of establishing a communications link between the computers may be used.

Turning to FIG. 2 of the drawings, there is shown a general architecture into which the present invention may be incorporated. Note that the present invention is described herein with respect to the Windows® 2000 (formerly Windows® NT®) operating system and the x86 family of microprocessors. However, as can be readily appreciated, the present invention is not limited to any particular operating system and/or microprocessor, but rather may be used with any operating



system or microprocessor that has protection and a protection-  
context-change mechanism. For example, and as will be  
understood, to build the protection mechanism on an existing  
system such as the x86, two kernel mode rings are needed, one  
5 of which restricts use of map loading and debug instructions.  
Alternatively, any other way to restrict special instructions  
can accomplish the same functionality. For example, while two  
kernel "rings" are not necessarily required, at least two  
distinct modes in kernel space are needed.

10 In FIG. 2, each process of a set of user mode processes  
260<sub>1</sub>-260<sub>i</sub> and kernel mode processes 261<sub>1</sub>-261<sub>j</sub> communicates with  
the operating system 35, which includes a memory manager 62  
for handling the memory requirements of the user level  
processes 260<sub>1</sub>-260<sub>i</sub>, kernel-level component (such as driver)  
15 processes 261<sub>1</sub>-261<sub>j</sub>, and the operating system 35 itself. In  
the Windows® 2000 operating system, one task of the memory  
manager 62 is to manage virtual memory, which gives processes  
(e.g., 260<sub>1</sub> - 261<sub>j</sub>) the ability to address more random access  
memory (e.g., two gigabytes) than may be actually physically  
20 available in a given system (e.g., 128 megabytes). The memory  
manager 62 in Windows® 2000 accomplishes this through a  
combination of address translation techniques and disk  
swapping techniques, as generally described in the references  
entitled *Inside Windows NT*®, H. Custer, Microsoft Press (1993),

*Inside Windows NT<sup>®</sup>, Second Edition*, D. Solomon, Microsoft Press (1998), and *Inside Windows<sup>®</sup>2000*, D. Solomon and M. Russinovich, Microsoft Press (2000), herein incorporated by reference.

To manage virtual and physical memory, the memory manager  
5 262 maintains memory-related information in a process  
structure 268<sub>1</sub>-268<sub>j</sub> for each process, including for example,  
information (e.g., via a pointer) indicating which virtual  
memory locations are allocated thereto. The memory manager  
262 also maintains a set of tables 270 that are used by the  
10 CPU 120 to translate virtual memory addresses to actual  
physical memory addresses. Note that the various components  
shown in FIG. 2 (other than the CPU 120) are often present  
within the physical memory (e.g., RAM) 132, but for purposes  
of clarity are not shown as loaded therein.

15 In physical memory in the Windows<sup>®</sup> 2000 environment,  
accessible memory is organized in units referred to as a page,  
wherein, for example, a page equals four kilobytes (4096 bytes  
in decimal) in an x86 microprocessor-based system. Other page  
sizes (e.g., eight kilobytes in an Alpha microprocessor-based  
20 system) may be employed. Indeed, there is no intention to  
limit the present invention to any particular microprocessor,  
page size and/or memory architecture, as it is expected that  
as microprocessors evolve into other page sizes and/or larger  
amounts of physical memory, such systems will also benefit

from the present invention. Thus, as used herein, a "page" is not limited to any particular size, and may even be variable within a given system. A PFN (page frame number) database 272 is used by the memory manager 262 to track the physical pages in memory, including the relationships to virtual page addresses and other state information about the physical pages. Note that the PFN database 272 maintains state information about the actual physical memory installed in a system, e.g., there is a record in the PFN database 272 for each page of physical memory, not one for each virtual memory page address.

#### MULTIPLEX PAGE MAPS

In accordance with one aspect of the present invention, each process (e.g., 261<sub>1</sub>) can have multiple maps associated with it (logically attached thereto) as generally represented in FIGS. 2-4. More particularly, as generally represented in FIG. 3 and described in the aforementioned *Inside Windows NT*<sup>®</sup> and *Inside Windows*<sup>®</sup> 2000 references, each process that has virtual memory allocated thereto has one or more page directories 384<sub>1</sub>-384<sub>i</sub> maintained therefor by the memory manager 262, primarily used for converting a virtual address to a physical page of memory. The relevant virtual page address directory is located from part (e.g., the upper bits) of the

virtual address provided by the process (e.g. 281<sub>1</sub>). Each page directory (e.g., 384<sub>1</sub>) has a number of page directory entries (PDEs), wherein each entry serves as an index to one of a set of page tables 386<sub>1</sub>-386<sub>j</sub>. Each page table (e.g., 386<sub>1</sub>)

5 includes page table entries (PTEs), one of which (indexed from another part of the virtual address) identifies the actual physical page in memory (RAM 25), along with flags regarding the state of the virtual page address, such as whether the virtual page address is currently mapped to a physical page  
10 (valid) or has been trimmed to disk (invalid). When a process is switched to, the operating system writes the map information to an address map-specifier, such as a register 274, (e.g., the CR3 register on x86 systems). Based on this, the CPU decodes the physical address from the virtual address,  
15 which specifies the page table index used to locate a page table entry that describes the physical memory location, and a byte index which describes the byte address within that page.

In accordance with an aspect of the present invention as described below, the operating system can change the map even  
20 when the process is not switched, thereby allowing multiple maps per process. To this end, the operating system may be notified by the process as to which map (e.g., page directory page) is desired for a given thread, or the operating system can decide when a map change is needed, and writes the map

information to the address map-specifier, e.g., the CR3 register 274 in x86 systems.

One such call (through an open gateway) to change a map essentially looks like this:

```
5      push CurrentThread.MapSelect
      TargetSelect = [map which spans the special code to call]
      switch to CurrentThread.Process->Map[TargetSelect]
      call Target
      pop TargetSelect // return to state before the call
10     switch to TargetSelect
```

FIG. 4 logically represents the use of multiple maps in multi-threaded processes. In FIG. 4, the triangular shapes  $T_{11}$ - $T_{15}$  and  $T_{21}$ - $T_{24}$  represent threads, and each thread is associated with one of two (virtual to physical) memory maps logically attached to its corresponding process. Thus, in FIG. 4, threads  $T_{11}$ ,  $T_{14}$  and  $T_{15}$  are currently associated with Map1 (also labeled 431), while threads  $T_{13}$  and  $T_{12}$  are currently associated with Map3 (also labeled 433), with Map1 and Map3 logically attached to Process1 (also labeled 441). Similarly, threads  $T_{21}$ ,  $T_{22}$  and  $T_{24}$  are currently associated with Map2 (also labeled 432), while thread  $T_{23}$  is currently associated with Map4 (also labeled 434) with Map2 and Map4 logically attached to Process2 (also labeled 442). Note that each thread generally has some state maintained in a data structure, (e.g., thread object), however as used herein, a thread is any unit of execution. Thus, as will be understood,

the present invention will operate with any executable process, even those that do not have multithreading capabilities, i.e., such a process is equivalent to a process having only a single thread.

5       As shown in FIG. 4 via the arrows, each of the map entries essentially point to one of the physical pages in memory 132, as described above. Note that maps may map similar addresses to the same physical pages, or to different physical pages, and physical pages may or may not be shared.  
10 Particular virtual addresses (and thus access to the physical pages) may be present in one mapping and not in another.

To accomplish switching among multiple maps in accordance with an aspect of the present invention, the operating system 134 includes an array of address map pointers in its process  
15 structure, a thread structure which contains a process pointer (as before), and a map selection value. With multiple address maps attached to a process, each thread in the process may request which of the maps it will use, and/or have a map selected for it by trusted operating system code.

20       To appropriately switch maps, threads and/or processes, the operating system executes a routine such as set forth below and generally described in the flow diagram of FIG. 5:



(step 516). Note that the current process is not reloaded, since it has not changed.

Lastly, if step 510 determines that the map is the same for the new thread, no map switch is required. Thus, steps 5 520 and step 522 are executed to save the old thread's state and load the new thread's state, respectively.

It should be noted that instead of maintaining separate maps at the memory manager level specifying what memory can be accessed, it is equivalent to maintain one main map, and 10 maintain one or more other "maps" specifying access changes relative to the main map. The changes are then applied when memory restriction is desired.

One optimization that may be implemented in a multi-level map scheme (such as the pagedir / page table addressing scheme 15 of the x86) maps map similarities and differences into certain boundaries, e.g., page table-spanned boundaries in the x86. For example, consider page table maps with four megabyte boundaries (as in the x86), wherein some maps are either the same with other maps, or unique unto themselves at four 20 megabyte boundaries. In such a situation, memory management may express map differences by editing only the appropriate page directory entries, while treating PTEs normally. Taking the example of FIG. 4, maps 1 (#421) and 2 (#423) may use one set of page tables for sections b, c, and d. There would be



one set for section a. In this example, the maps may have different page directories, which only differ in that map1 (#421) does not have a PDE for section a. With this scheme, PTE edits may be done only once, and automatically apply to multiple maps. Note that PDE edits (e.g., to add a new shared four-megabyte region which is shared) requires edits to be done to both page directories. Note that this technique can be applied in a system which has more than two addressing levels.

Further, although the above description refers primarily to maps being attached to processes, it can be readily appreciated that the above-described techniques would also work with sets of maps attached to each thread (e.g., with more copying amongst maps) and/or with "free-floating" maps that could be passed around (e.g., with code to associate/dissociate maps). While not optimal because of complex synchronization requirements, both of these are workable equivalents.

One efficiency-related optimization to speed map changes leverages the ability of some processors to load a translation look-aside buffer (TLB) on a process basis, wherein a process switches (using a process/process identifier (PID) field) to select a different subset of the TLB. In this manner, the operating system can change maps without having to

invalidate or reload the entire TLB, (which are inefficient operations). By treating each TLB "process" as an address map, when a map is changed, the hardware is told that the process/PID is changed, even though it is actually the same process. This effectively speeds up map switching, and does so without a process switch.

The ability to switch maps provides numerous benefits, one of which is increased robustness by isolating various code in a process from other code in a process. In other words, by selecting among multiple maps, a thread that runs certain code is not able to access (or for example, may be given lesser access such as read-only access to) the memory associated with some other code in the same process. This isolation provides protection from errant code (e.g., a driver) that incorrectly writes to memory, such as due to an accidental pointer reference or the like, without necessitating any change to the code itself. To isolate, the restricted map may simply omit the mappings to certain addresses, or the maps may list the same address mappings but with the inaccessible addresses marked invalid in the restricted map.

By way of example of isolation, in FIG. 4, it is possible for the thread  $T_{12}$  of Process1 (431) to be running some ordinary kernel mode code, and thus be running on a full

kernel mode address map, while "at the same time" the thread  
T<sub>11</sub> of the same process, Process1 (431), runs some restricted  
code (such as a device driver) and runs on a kernel mode  
address map which does not map any kernel private data, thus  
5 protecting that data from the restricted code. Thus, in FIG.  
4, any thread of the process 431 cannot access a virtual  
location (a) that maps to physical page 0 when the map  
associated with that thread (e.g., T<sub>11</sub>) is map 421 (Map1). Note  
that the address maps may have some memory that is mapped the  
10 same, whereby some of the memory allocated to a process may be  
accessed by any code (the thread that executes it), while  
other memory may be restricted to certain code in that  
process. Further, note that although not shown in FIGS. 2-4,  
a process may have more than two maps associated with it.

#### TRUSTED MEMORY ACCESS PROTECTION

In accordance with an aspect of the present invention,  
the above-described map switching may be controlled by trusted  
(verified) code, thereby preventing kernel mode code such as  
20 drivers (or even most of the operating system) from freely  
switching maps. In this manner, kernel-mode code (even  
malicious code) is unable to freely access restricted content  
in memory, whereby curtailed memory is enabled. To this end,  
an already-existing hardware protection mechanism (such as a

call gate in an x86 system) may be employed to switch maps in a closed-gateway concept, and since threads run through code, the map may be selectively changed by the trusted code on entering or leaving certain code. Code can thus be protected  
5 by only letting it be accessed by a particular map, and the map switch can be controlled by a closed gateway.

By way of example, in x86 systems, a call gate is a mechanism used to switch privilege levels. Four rings, or privilege levels are available, however prior to the present invention, only two are used by contemporary operating  
10 systems, ring 0 (the most-privileged level) for kernel mode code and ring 3 for less privileged, user mode code. As generally represented in FIG. 6, to provide memory protection in accordance with the present invention, map switching and  
15 some trusted operating system operations will be performed at ring 0, the most privileged level. To this end, the protected components 600 including the protected code and other components including maps and page frame lists as described below are accessible only at that Ring 0 level. Other kernel  
20 mode code components 602 will have their operations performed at the ring 1 level, (with user mode code and other components 604 remaining at ring 3). In this manner, a kernel mode process is restricted to requesting a map switch, or having a map switch done for its thread by trusted operating system

code only as needed and when the code being executed by the thread is known to be safe, wherein only a relatively small amount of trusted code is needed to control the map switching operations.

5           For example, FIG. 7 and the flow diagram of FIG. 8 generally describe one way in which memory access protection is achieved without changing the kernel code (e.g., driver) that is executed. In the example of FIGS. 7 and 8, a driver process 700 running at ring 1 privilege level and a map 2 (restricted relative to a map 1) is requesting allocation of virtual memory, which it does in its normal manner, such as via a call to an API 702 in the Windows® 2000 environment. This is generally represented in FIG. 7 by the arrow labeled with circled numeral one, and in FIG. 8 by step 800. However, 10 while the driver process 700 places such a call in its normal manner, in actuality the call is received and otherwise processed by a thunk (code that re-vectors a call) 704 or the like, (step 802 of FIG. 8). In this example, because memory allocation requires access to protected memory (e.g., to 15 update the page tables), the thunk 704 calls through a call gate 706 to change the privilege level to ring 0 (circled numerals two and three, FIG. 7, and step 804, FIG. 8). This ring 0 privilege level allows map switching, after which the thunk 704 changes the memory map to map 1 by writing the CR3

register (step 806 of FIG. 8). At this time, the thread has access to protected memory, thus allowing virtual memory to be properly allocated, however the thread is currently running through trusted code of the thunk, not the driver code. The  
5 thunk 704 then places the virtual memory allocation API (application programming interface) call on behalf of the requesting process 700 at circled numeral four of FIG. 7 (step 808 of FIG. 8), and receives the virtual memory allocation data (e.g., list of memory ranges allocated) as represented in  
10 FIG. 7 via circled numeral five.

At steps 810-812, the thunk 704 essentially operates in reverse, changing the mapping back to map 2 (step 810) by writing the CR3 register, and then calling the call gate 706 to change the privilege level back to ring 1 (circled numerals  
15 six and seven of FIG. 7, step 812 of FIG. 8). The thunk 704 then returns the data for the allocated memory back to the calling process, and returns control thereto (circled numeral eight FIG. 7, step 814 of FIG. 8). Note that the thread is only given access to protected memory when the thunk or API  
20 code is executing, i.e., the code of the process executed by that thread is never given access to the protected memory. In this manner, curtailed memory is achieved by controlling precisely what memory a process can access based on the code through which the thread of that process is running.



map change for it. An API may be provided for this purpose,  
whereby the thunk or the like changes the privilege level,  
causes the remap via the CR3 register to a different map of  
the process (not to a map that gives access to protected  
5 memory), and then restores the privilege level. Note that the  
process can only map to memory that the operating system has  
allocated to it, as it cannot change its map or access the  
mapping data. Thus, for example, a kernel mode driver cannot  
freely access user mode data, including privileged content.  
10 In addition to allocating memory, a trusted function may be  
used to allocate handles, synchronization objects, processes,  
threads and so forth. The function may also perform trust-  
privileged operations, such as signaling a synchronization  
object, deleting a timer, or closing a handle. Freeing memory  
15 is also an important trusted function as is changing mapping.  
Indeed, any operation that touches a page table or the PFN  
database also needs to be trusted.

As one alternative to the above-described map-switching  
via CR3 loads, it is possible to edit a process map on  
20 entry/exit from trusted space. For example, this may be  
accomplished by manipulating select entries in the Page  
Directory (making things appear/disappear in four megabyte  
blocks) or by directly editing lists of PTEs. Note that this  
would likely be slower.



Thus, to fully protect against various possible attacks, certain data needs to be maintained in protected memory, as generally represented by the dashed boxes in FIG. 4, by controlling mapping via trusted code and making the memory be inaccessible through direct memory access (DMA), i.e., via one or more no-DMA zones. For example, the page tables need to be protected, to prevent a process from simply changing the information therein to grant it access. If the TLB was in software, (in contrast to existing systems where the TLB is in hardware), then supporting structures for such a software TLB would also be in trusted space. Similarly, the PFN database (FIG. 2) needs to be in protected memory, otherwise a process could change the information therein to cause data to be paged back into memory that the process can access. Also, the thread structures (objects) and process structures (objects) should be in protected memory, as should the trusted operating system code, including the thunk and memory manager, which comprise instructions in memory, the Global Descriptor Table (GDT) and interrupt descriptor table (IDT). For example, a trusted system built with the present invention may use an IDT that is in trusted space, but which routes interrupt/traps/exceptions to either trusted or untrusted space as needed. More particularly, the page fault handler will be in trusted space, (e.g., to prevent perverting trusted

code by intercepting a page fault), whereas normal interrupt service routines may run in untrusted space. The NoDma zone can be accomplished via a hardware assist from the motherboard/platform, or via very restricted platform design that allows it to be programatically constructed.

By proper construction of the trusted code, entities such as handles and synchronization objects may be protected, with some allowed to be referenced by any code, and others only by trusted code. This is done by requiring that protected entities are only manipulated by trusted code, which checks a "TrustAttribute" or the like of the calling process or thread to decide which handles and synchronization objects may be manipulated. By way of example, it can be arranged such that untrusted code may create, delete, and use timer objects as before, however untrusted code will be unable to delete or manipulate system (trusted) timer objects, in addition to being unable to access them. Note that various ways to securely boot a computer system with the trusted operating system of the present invention are available.

Similarly, certain additional protection should be undertaken. For example, in an x86 processor, the following instructions are made illegal at Ring 1, and thus only available to the trusted operating system code running at ring 0: writing the CR3 register (MOV CR3) as described above,

writing the machine status register, setting debug registers,  
loading the interrupt descriptor table register (IDTR) and  
loading the global descriptor table register (GDTR). As can  
be appreciated, these various protections are architecture  
5 specific, and may include machine-check control, micro-code-  
patch instructions, and so forth, while others may be chip  
specific (e.g., jtag test control). In any event, one skilled  
in the art with a particular hardware configuration will  
recognize which operations need to be restricted to trusted  
10 mode, and the extent to which that hardware configuration  
already naturally provides protection.

Heretofore it was believed that a fundamental change to  
the design of microprocessors was required to provide this  
type of security, however the present invention can accomplish  
15 such security, and bolster it with relatively little  
motherboard modification. To this end, bridges and the like  
may be modified to protect the CPU cache from direct memory  
access reads or the like.

## 20 ADDRESSABLE SPACE EXPANSION

In accordance with another aspect of the present  
invention, the use of multiple maps allows a single process to  
access a relatively large amount of physical memory (e.g.,  
thirty-two gigabytes) with only a relatively small amount of

addressable (virtual address) space (e.g., two gigabytes). As  
is known, a process has a significant amount of state  
associated with it, possibly including handles, an access  
token, security identifiers and so forth, which makes a  
5 process switch relatively expensive, as well as inconvenient  
for developers who at times would prefer not to have to switch  
processes. Note that it is not just the expense of the  
process switch that is saved, but having a single process  
saves on the communication (requiring marshalling / copying)  
10 of memory, pointers, handles, objects and so forth between  
processes. In the present model, the meaning of pointers is  
context sensitive (as which map is in use) but is otherwise  
fully normal, unlike multi-process RPC models in which  
pointers are heavily constrained.

15 For example, a program that needs access to large amounts  
of memory such as Microsoft® SQL Server at times would likely  
benefit from being able to access large amounts of memory from  
only a single process.

By way of example, FIG. 9 shows one such possible set of  
20 maps  $900_0$ - $900_{28}$ , wherein each map of a multiple map process 902  
shares the same one-gigabyte of address space, with a second  
gigabyte of virtual memory that maps to a different section of  
physical memory. Note that in the example of FIG. 9, the

operating system has reserved virtual memory addresses from 2GB to 4GB.

Although not shown in FIG. 9, the shared memory can be in kernel mode addressable memory rather than user mode memory, thus allowing access to an additional one gigabyte of user mode memory. Also not specifically shown but readily understood is that the access rights in the shared one-gigabyte of memory may be identical in all of the maps, less than all of the maps, or in none of the maps. Further, it can be readily appreciated that the memory range sizes and number of maps shown in FIG. 9 is only an example, and can be varied in virtually any way.

To provide user mode map switching, some user mode APIS may be provided as generally set forth below:

CreateMap() - returns a map#

DeleteMap(map#) - frees the map, if (and only if) there are no threads attached to it, and it is not map#0, the basic map.

AttachToMap(map#) - switches the current thread to be running on map map#, where it will stay until it calls AttachToMap again.

MakeRegionCommon(address-range) - tells the system that  
memory and address map edits in range address-range  
are to be propagated across all maps in the process.  
(It is feasible to allow certain maps to be chosen,  
5 rather than all).

With the above APIs, a single process can set up its maps  
in a straightforward manner, such as by using the code set  
forth below (generally corresponding to FIG. 9 when the  
physical memory limit equals 32GB):

```

10  for (i = 1; i < LIMIT; i++) {
    m = CreateMap()
    if (error(m))
        done

15  maplist[i] = m;
    AttachToMap(m);

    //
    // we have a new map, which is a copy of the
20  // previous one
    // so unmap anything between 1 and 2 (which was a
    // phys map anyway) and map in some new physically
    // mapped memory)
    //
25  UnmapPhys(ONE_GIG);
    MapPhys(ONE_GIG, PHYS_BASE+((i-1) * ONE_GIG);

    }

30  MakeRegionCommon(0 to 1 GIG);

```

At this point, the maps are the same from 0 to 1 GB  
35 (virtual addresses), and all of them are different from 1 GB

to 2 GB (virtual addresses). Each map maps a different 1 GB of extended physical memory into its 1 GB to 2GB area. Any thread can get to any area of extended physical memory by calling AttachToMap() with the appropriate map specified.

5 While the above-described virtual addresses mapped to physical addresses in which the addresses are numerically larger than the largest virtual address. However, it should be pointed out that a system with less or the same amount of physical memory as addressable virtual memory, may also  
10 benefit from the present invention. For example, in a system having only 4 gigabytes (GB) of physical memory, only 128 MB may be given to the OS, with access to some physical location between 3GB and 4GB desired using only 2GB of virtual space. The above-described techniques will enable access to these  
15 physical locations. Further, any extended memory (above 4G in the general examples) may, or may not be, pageable, as there is no reason that 4GB is special for this technique. Instead, this aspect of the present invention extends virtual addresses on any machine that can have more physical memory than virtual  
20 memory, whether that is below a certain physical space (e.g., in sub-4GB space or not.

Note that instead of an API call, the map switching can be made automatic. For example, a page-fault fix-up handler can switch in the map when some page faults are trapped by the

application (using exceptions). More particularly, the thread can be switched to a partially empty map, (possibly after a time-out), whereby the thread touches an always not-present page in common memory. This page fault causes a map that  
5 corresponds to the data the thread wants to be automatically loaded. In other words, the code, which is not concerned with maps, touches a "refresh pointer" to get the address of an object, and this pointer reference may be used to automatically cause a map change that can access the object.

#### IN-PROCESS MEMORY PROTECTION

In accordance with another aspect of the present invention, the use of multiple maps allows a process to  
15 isolate code being run in-process from certain memory of that process. For example, a process may wish to run untrusted code (e.g., downloaded from an unknown source) without performing a process switch or using interprocess communication, yet not want that untrusted code to get at some  
20 of its memory. Note that the process itself may have restricted rights relative to a parent process to prevent untrusted code from doing other types of harm.

As generally represented in FIG. 10, some untrusted code C1 is run within a process 1000, but mapped to a map Map1 that  
25 is partially different relative to a map of the process Map0.



If desired, the process code can share some memory with the code C1, with potentially different access rights, on a per-page basis. In this manner, the process 1000 isolates its memory from the code C1 to the extent the process 1000

5 desires. Similarly, other code C2 can be isolated from the process memory and the code C1's memory, again as controlled by the hosting process 1000. Some or all of C2's memory may be shared with the process and/or with C1's memory, with access rights controlled by the process on a per-page basis.

10 As can be seen from the foregoing detailed description, there is provided a method and system for using multiple maps in a memory for providing security, increased memory access and memory isolation. The method and system may be implemented on existing microprocessors and without changing  
15 existing kernel mode components, other than a small part of the operating system.

While the invention is susceptible to various modifications and alternative constructions, certain illustrated embodiments thereof are shown in the drawings and have been described above in detail. It should be understood, however, that there is no intention to limit the invention to the specific form or forms disclosed, but on the contrary, the intention is to cover all modifications, alternative constructions, and equivalents falling within the spirit and scope of the invention.

09915633-074601